

# Full/Low Speed 2.5 kV USB Digital Isolator

ADuM3160

#### **FEATURES**

**USB 2.0 compatible** 

Low and full speed data rate: 1.5 Mbps and 12 Mbps

**Bidirectional communication** 

4.5 V to 5.5 V V<sub>BUS</sub> operation

7 mA maximum upstream supply current at 1.5 Mbps 8 mA maximum upstream supply current at 12 Mbps

2.3 mA maximum upstream idle current

Upstream short-circuit protection

Class 3A contact ESD performance per ANSI/ESD STM5.1-2007

High temperature operation: 105°C

High common-mode transient immunity: >25 kV/μs

16-lead SOIC wide body package

**RoHS compliant** 

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

**CSA Component Acceptance Notice #5A** 

IEC 60950-1: 600 V rms **VDE Certificate of Conformity** 

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

 $V_{IORM} = 560 V peak$ 

## **APPLICATIONS**

**USB** peripheral isolation **Isolated USB hub** 

#### **GENERAL DESCRIPTION**

The ADuM3160<sup>1</sup> is a USB port isolator, based on Analog Devices, Inc., iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, this isolation component provides outstanding performance characteristics and is easily integrated with low and full speed USB-compatible peripheral devices.

Many microcontrollers implement USB so that it presents only the D+ and D- lines to external pins. This is desirable in many cases because it minimizes external components and simplifies the design; however, this presents particular challenges when isolation is required. Because the USB lines must switch between actively driving D+/D- and allowing external resistors to set the state of the bus, the ADuM3160 provides mechanisms for detecting the direction of data flow and control over the state of the output buffers. Data direction is determined on a packet-by-packet basis.

The ADuM3160 uses the edge detection based iCoupler technology in conjunction with internal logic to implement a transparent, easily configured, upstream-facing port isolator. Isolating the upstream port provides several advantages in simplicity, power management, and robust operation.

The isolator has a propagation delay comparable to that of a standard hub and cable. It operates with the bus voltage on either side ranging from 4.5 V to 5.5 V, allowing connection directly to V<sub>BUSx</sub> by internally regulating the voltage to the signaling level. The ADuM3160 provides isolated control of the pull-up resistor to allow the peripheral to control connection timing. The device draws low enough idle current that a suspend state is not required. A 5 kV version, the ADuM4160, is also available.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.



<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,329. Other patents pending.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700

Fax: 781.461.3113 ©2010 Analog Devices, Inc. All rights reserved.

## **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Package Characteristics	4
Regulatory Information	4
Insulation and Safety-Related Specifications	5
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation	
Characteristics	5
Recommended Operating Conditions	6
Absolute Maximum Ratings	7

ESD Caution	.7
Pin Configuration and Function Descriptions	.8
Applications Information 1	0
Functional Description1	0
Product Usage 1	0
Compatibility of Upstream Applications 1	1
Power Supply Options 1	1
PC Board Layout 1	1
DC Correctness and Magnetic Field Immunity 1	1
Insulation Lifetime	2
Outline Dimensions	4
Ordaring Cuida	1

## **REVISION HISTORY**

## 9/10—Rev. 0 to Rev. A

Changes to Data Sheet Title, Features, Applications, and	
General Description and Added USB Logo	1
Changes to Electrical Characteristics Section and Table 1	3
Changes to Table 2 and Table 3, Endnote 1	4
Changes to Table 5	5
Changes to Table 9	8
Changes to Table 10	9
Changes to Functional Description Section	10
Changes to Product Usage Section	10
Added Compatibility of Upstream Applications Section	11
Changes to Power Supply Options Section and DC Correct	ness
and Magnetic Field Immunity Section	11

7/10—Revision 0: Initial Version

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS**

 $4.5~V \le V_{BUS1} \le 5.5~V$ ,  $4.5~V \le V_{BUS2} \le 5.5~V$ ;  $3.1~V \le V_{DD1} \le 3.6~V$ ,  $3.1~V \le V_{DD2} \le 3.6~V$ . All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 3.3~V$ . All voltages are relative to their respective ground.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions <sup>1</sup>
DC SPECIFICATIONS						
Total Supply Current <sup>2</sup>						
1.5 Mbps						
V <sub>DD1</sub> or V <sub>BUS1</sub> Supply Current	I <sub>DD1 (L)</sub>		5	7	mA	750 kHz logic signal rate, $C_L = 450 \text{ pF}$
V <sub>DD2</sub> or V <sub>BUS2</sub> Supply Current	I <sub>DD2 (L)</sub>		5	7	mA	750 kHz logic signal rate, $C_L = 450 \text{ pF}$
12 Mbps						
V <sub>DD1</sub> or V <sub>BUS1</sub> Supply Current	I <sub>DD1 (F)</sub>		6	8	mA	6 MHz logic signal rate, C <sub>L</sub> = 50 pF
V <sub>DD2</sub> or V <sub>BUS2</sub> Supply Current	I <sub>DD2 (F)</sub>		6	8	mA	6 MHz logic signal rate, $C_L = 50 \text{ pF}$
Idle Current						
V <sub>DD1</sub> or V <sub>BUS1</sub> Idle Current	I <sub>DD1 (I)</sub>		1.7	2.3	mA	
Input Currents	I <sub>DD-</sub> , I <sub>DD+</sub> ,	-1	+0.1	+1	μΑ	$0 \text{ V} \leq V_{DD-}, V_{DD+}, V_{UD+}, V_{UD-}, V_{SPD}, V_{PIN},$
	I <sub>UD+</sub> , I <sub>UD-</sub> ,					$V_{SPU}, V_{PDEN} \leq 3.0$
	I <sub>SPD</sub> , I <sub>PIN</sub> ,					
Cinalo Fordad Lagia High Jamus Thread ald	I <sub>SPU</sub> , I <sub>PDEN</sub>	2.0			V	
Single-Ended Logic High Input Threshold Single-Ended Logic Low Input Threshold	V <sub>II</sub>	2.0		0.8	V	
	V <sub>IL</sub> V <sub>HST</sub>		0.4	0.8	V	
Single-Ended Input Hysteresis Differential Input Sensitivity	V <sub>HST</sub>	0.2	0.4		V	$ V_{XD+} - V_{XD-} $
•		2.8		2.6	V	$ VXD_{+} - VXD_{-} $ $R_{L} = 15 \text{ k}\Omega, V_{L} = 0 \text{ V}$
Logic High Output Voltages Logic Low Output Voltages	V <sub>OH</sub> V <sub>OL</sub>	0		3.6 0.3	V	$R_L = 1.5 \text{ k}\Omega$ , $V_L = 0.0 \text{ V}$ $R_L = 1.5 \text{ k}\Omega$ , $V_L = 3.6 \text{ V}$
V <sub>DD1</sub> and V <sub>DD2</sub> Supply Under Voltage Lockout		1			V	$R_L = 1.3 \text{ K} 22, V_L = 3.0 \text{ V}$
V <sub>BUS1</sub> Supply Under Voltage Lockout	V <sub>UVLO</sub>	2.4		3.1 4.35	V	
	V <sub>UVLOB1</sub>	3.5 3.5		4.33 4.4	V	
V <sub>BUS2</sub> Supply Under Voltage Lockout Transceiver Capacitance	C <sub>IN</sub>	3.3	10	4.4	pF	UD+, UD-, DD+, DD- to ground
Capacitance Matching	CIN		10		βF  %	0D+, 0D-, DD+, DD- to ground
Full Speed Driver Impedance	7	4	10	20	$\Omega$	
Impedance Matching	Z <sub>оитн</sub>	4	10	20	%	
SWITCHING SPECIFICATIONS, I/O PINS, LOW SPEED			10		70	
Low Speed Data Rate			1.5		Mhns	C - 50 x 5
Propagation Delay <sup>3</sup>			1.5	325	Mbps	$C_L = 50 \text{ pF}$ $C_L = 50 \text{ pF}, \text{SPD} = \text{SPU} = \text{low V}_{\text{DD1}},$
Propagation Delay-	t <sub>PHL</sub> , t <sub>PLH</sub>			323	ns	$V_{DD2} = 3.3 \text{ V}$
Side 1 Output Rise/Fall Time (10% to 90%) Low Speed	t <sub>RF</sub> , t <sub>FF</sub>	75		300	ns	$C_L = 450 \text{ pF, SPD} = \text{SPU} = \text{low V}_{\text{DD1}},$ $V_{\text{DD2}} = 3.3 \text{ V}$
Low Speed Differential Jitter, Next Transition	t <sub>LJN</sub>		45		ns	$C_L = 50 \text{ pF}$
Low Speed Differential Jitter, Paired Transition			15		ns	$C_L = 50 \text{ pF}$
SWITCHING SPECIFICATIONS, I/O PINS, FULL SPEED	[CDI]				113	CL 30 p.
Maximum Data Rate		12			Mbps	$C_L = 50 \text{ pF}$
Propagation Delay <sup>3</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	60	70	ns	$C_L = 50 \text{ pF}$
Output Rise/Fall Time (10% to 90%) Full Speed	t <sub>R</sub> , t <sub>FL</sub>	4	00	20	ns	$C_L = 50 \text{ pr}$ $C_L = 50 \text{ pF, SPD} = \text{SPU} = \text{high}$
Full Speed Differential Jitter, Next Transition	t <sub>HJN</sub>	1.	3	20	ns	$C_L = 50 \text{ pF}$
Full Speed Differential Jitter, Paired Transition	t <sub>HJP</sub>		1		ns	$C_L = 50 \text{ pF}$ $C_L = 50 \text{ pF}$
ran speca binerential sitter, railed transition	Lenal	1			113	Cr = 20 bi

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions <sup>1</sup>
For All Operating Modes						
Common-Mode Transient Immunity at Logic High Output <sup>4</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{UD+r}V_{UD-}, V_{DD+}, V_{DD-} = V_{DD1} \text{ or } V_{DD2}, V_{CM} = 1000 \text{ V}, \text{ transient magnitude} = 800 \text{ V}$
Common-Mode Transient Immunity at Logic Low Output <sup>4</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{UD+}$ , $V_{UD-}$ , $V_{DD+}$ , $V_{DD-} = 0$ V, $V_{CM} = 1000$ V, transient magnitude = $800$ V

 $<sup>^{1}</sup>$  C<sub>L</sub> = load capacitance, R<sub>L</sub> = test load resistance, V<sub>L</sub> = test load voltage, and V<sub>CM</sub> = common-mode voltage.

## **PACKAGE CHARACTERISTICS**

#### Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	ӨЈА		45		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 are shorted together.

## **REGULATORY INFORMATION**

The ADuM3160 has been approved by the organizations listed in Table 3. See Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

## Table 3.

UL	CSA	VDE
Recognized Under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>
Single Protection 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 2 <sup>nd</sup> ed., 600 V rms (849 V peak) maximum working voltage <sup>3</sup>	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM3160 is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 10 µA).

<sup>&</sup>lt;sup>2</sup> The supply current values for the device running at a fixed continuous data rate 50% duty cycle, alternating J and K states. Supply current values are specified with USB-compliant load present.

<sup>&</sup>lt;sup>3</sup> Propagation delay of the low speed DD+ to UD+ or DD- to UD- in either signal direction is measured from the 50% level of the rising or falling edge to the 50% level of the rising or falling edge of the corresponding output signal.

 $<sup>^4</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \, V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \, V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM3160 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component indicates DIN V VDE V 0884-10 approval.

<sup>&</sup>lt;sup>3</sup> See Table 8 for recommended maximum working voltages under various operating conditions.

## **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.0 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The  $^*$  marking on packages denotes DIN V VDE V 0884-10 approval.

Table 5

Description	Conditions <sup>1</sup>	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	$V_{PR}$	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC	$V_{PR}$		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	$V_{TR}$	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		Ts	150	°C
Side 1 + Side 2 Current		I <sub>S1</sub>	550	mA
Insulation Resistance at T <sub>S</sub>	$V_{IO} = 500 \text{ V}$	$R_S$	>109	Ω

 $<sup>^{1}</sup>$  For information about  $t_{\text{M}}, t_{\text{TR}},$  and  $V_{\text{IO}},$  see DIN V VDE V 0884-10.




Figure 2. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

## **RECOMMENDED OPERATING CONDITIONS**

## Table 6.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{BUS1}$ , $V_{BUS2}$	3.0	5.5	٧
Input Signal Rise and Fall Times			1.0	ms

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

Table 7.

14010 / 1	
Parameter	Rating
Storage Temperature (T <sub>ST</sub> )	−40°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> )	−40°C to +105°C
Supply Voltages ( $V_{BUS1}$ , $V_{BUS2}$ , $V_{DD1}$ , $V_{DD2}$ ) <sup>1, 2</sup>	−0.5 V to +6.5 V
Input Voltage (V <sub>UD+</sub> , V <sub>UD-</sub> , V <sub>SPU</sub> ) <sup>1</sup>	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$
Output Voltage $(V_{DD-}, V_{DD+}, V_{SPD}, V_{PIN})^1$	$-0.5 \text{ V to V}_{DD2} + 0.5 \text{ V}$
Average Output Current per Pin <sup>3</sup>	
Side 1 (I <sub>01</sub> )	−10 mA to +10 mA
Side 2 (I <sub>O2</sub> )	−10 mA to +10 mA
Common-Mode Transients <sup>4</sup>	–100 kV/μs to +100 kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 8. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform			
Basic Insulation	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	849	V peak	Maximum approved working voltage per IEC 60950-1
DC Voltage			
Basic Insulation	849	V peak	Maximum approved working voltage per IEC 60950-1


<sup>&</sup>lt;sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

 $<sup>^2</sup>$   $V_{DD1},$   $V_{DD2},$   $V_{BUS1},$  and  $V_{BUS2}$  refer to the supply voltages on the input and output sides of a given channel, respectively.

<sup>&</sup>lt;sup>3</sup> See Figure 2 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO  ${\rm GND_2}$  IS RECOMMENDED.

Figure 3. Pin Configuration

**Table 9. Pin Function Descriptions** 

Pin No.	Mnemonic	Direction	Description
1	V <sub>BUS1</sub>	Power	Input Power Supply for Side 1. Where the isolator is powered by the USB bus voltage (4.5 V to 5.5 V), connect the $V_{BUS1}$ pin to the USB power bus. Where the isolator is powered from a 3.3 V power supply, connect $V_{BUS1}$ to $V_{DD1}$ and to the external 3.3 V power supply. A bypass to GND <sub>1</sub> is required.
2	GND₁	Return	Ground 1. Ground reference for Isolator Side 1.
3	V <sub>DD1</sub>	Power	Input Power Supply for Side 1. Where the isolator is powered by the USB bus voltage (4.5 V to 5.5 V), the $V_{DD1}$ pin should be used for a bypass capacitor to GND <sub>1</sub> . Signal lines that may require pull-up, such as PDEN and SPU, should be tied to this pin. Where the isolator is powered from a 3.3 V power supply, connect $V_{BUS1}$ to $V_{DD1}$ and to the external 3.3 V power supply. Bypass to GND <sub>1</sub> is required.
4	PDEN	Input	Pull-Down Enable. This pin is read when exiting reset. This pin must be connected to $V_{DD1}$ for standard operation. When connected to $GND_1$ while exiting from reset, the downstream pull-down resistors are disconnected, allowing buffer impedance measurements.
5	SPU	Input	Speed Select Upstream Buffer. Active high logic input. Selects the full speed slew rate and timing and the logic conventions when SPU is high and low speed slew rate, timing, and logic conventions when SPU is tied low. This input must be set high via connection to $V_{DD1}$ or set low via connection to $GND_1$ and must match Pin 13.
6	UD-	I/O	Upstream D–.
7	UD+	I/O	Upstream D+.
8	GND <sub>1</sub>	Return	Ground 1. Ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Return	Ground 2. Ground reference for Isolator Side 2.
10	DD+	I/O	Downstream D+.
11	DD-	I/O	Downstream D
12	PIN	Input	Upstream Pull-Up Enable. SPD controls the power connection to the pull-up for the upstream port. It can be tied to $V_{DD2}$ for operation on power-up or tied to an external control signal for an application requiring delayed enumeration.
13	SPD	Input	Speed Select Downstream Buffer. Active high logic input. Selects the full speed slew rate and timing and the logic conventions when SPU is high and low speed slew rate, timing, and logic conventions when SPD is tied low. This input must be set high via connection to $V_{DD2}$ or low via connection to $GND_2$ , and must match Pin 5.
14	V <sub>DD2</sub>	Power	Input Power Supply for Side 2. Where the isolator is powered by the USB bus voltage (4.5 V to 5.5 V), the $V_{DD2}$ pin should be used for a bypass capacitor to GND <sub>2</sub> . Signal lines that may require pull-up, such as SPD, can be tied to this pin. Where the isolator is powered from a 3.3 V power supply, connect $V_{BUS2}$ to $V_{DD2}$ and to the external 3.3 V power supply. Bypass to GND <sub>2</sub> is required.
15	GND <sub>2</sub>	Return	Ground 2. Ground reference for Isolator Side 2.
16	V <sub>BUS2</sub>	Power	Input Power Supply for Side 2. Where the isolator is powered by the USB bus voltage (4.5 V to 5.5 V), connect $V_{BUS2}$ to the USB power bus. Where the isolator is powered from a 3.3 V power supply, connect $V_{BUS2}$ to $V_{DD2}$ and to the external 3.0 V to 3.3 V power supply. A bypass to GND <sub>2</sub> is required.

Table 10. Truth Table, Control Signals, and Power (Positive Logic)

V <sub>SPU</sub> Input <sup>1</sup>	V <sub>UD+</sub> , V <sub>UD-</sub> State <sup>1</sup>	V <sub>BUS1</sub> , V <sub>DD1</sub> State	V <sub>BUS2</sub> , V <sub>DD2</sub> State	V <sub>DD+</sub> , V <sub>DD-</sub> State <sup>1</sup>	V <sub>PIN</sub> Input <sup>1</sup>	V <sub>SPD</sub> Input <sup>1</sup>	Description
Н	Active	Powered	Powered	Active	Н	Н	Input and output logic set for full speed logic convention and timing.
L	Active	Powered	Powered	Active	Н	L	Input and output logic set for low speed logic convention and timing.
L	Active	Powered	Powered	Active	Н	Н	Not allowed. V <sub>SPU</sub> and V <sub>SPD</sub> must be set to the same value. The USB host detects communications error.
Н	Active	Powered	Powered	Active	Н	L	Not allowed. V <sub>SPU</sub> and V <sub>SPD</sub> must be set to the same value. The USB host detects communications error.
Χ	Z	Powered	Powered	Z	L	Х	Upstream Side 1 presents a disconnected state to the USB cable.
Х	Х	Unpowered	Powered	Z	Х	Х	When power is not present on V <sub>DD1</sub> , the downstream data output drivers revert to high-Z within 32 bit times. The downstream side initializes in the high-Z state.
Х	Z	Powered	Unpowered	X	Х	Х	When power is not present on the $V_{DD2}$ , the upstream side disconnects the pull-up and disables the upstream drivers within 32 bit times.

<sup>&</sup>lt;sup>1</sup> H represents logic high input or output, L represents logic low input or output, X represents the don't care logic input or output, and Z represents the high impedance output state.

# APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION

USB isolation in the D+/D- lines is challenging for several reasons. First, access to the output enable signals is normally required to control the transceiver. Some level of intelligence must be built into the isolator to interpret the data stream and determine when to enable and disable its upstream and downstream output buffers. Second, the signal must be faithfully reconstructed on the output side of the coupler while retaining precise timing and not passing transient states such as invalid SE0 and SE1 states. In addition, the part must meet the low power requirements of the suspend mode.

The *i*Coupler technology is based on edge detection and, therefore, lends itself well to the USB application. The flow of data through the device is accomplished by monitoring the inputs for activity and setting the direction for data transfer based on a transition from the idle state. After data directionality is established, data is transferred until either an end of packet (EOP) or a sufficiently long idle state is encountered. At this point, the coupler disables its output buffers and monitors its inputs for the next activity.

During the data transfers, the input side of the coupler holds its output buffers disabled. The output side enables its output buffers and disables edge detection from the input buffers. This allows the data to flow in one direction without wrapping back through the coupler causing the *i*Coupler to latch. Timing is based on the differential input signal transition. Logic is included to eliminate any artifacts due to different input thresholds of the differential and single-ended buffers. The input state is transferred across the isolation barrier as one of three valid states, J, K, or SEO. The signal is reconstructed at the output side with a fixed time delay from the input side differential input.

The *i*Coupler does not have a special suspend mode, nor does it need one because its power supply current is below the suspend current limit of 2.5 mA when the USB bus is idle.

The ADuM3160 is designed to interface with an upstream-facing low/full speed USB port by isolating the D+/D- lines. An upstream-facing port supports only one speed of operation; therefore, the speed-related parameters, J/K logic level, and D+/D- slew rate are set to match the speed of the upstream-facing peripheral port (see Table 10).

A control line on the downstream side of the ADuM3160 activates the idle state pull-up resistor. This allows the downstream port to control when the upstream port attaches to the USB bus. The pin can be tied to the peripheral pull-up, a control line, or the peripheral power supply depending on when the initial bus connect is performed.

## **PRODUCT USAGE**

The ADuM3160 is designed to be integrated into a USB peripheral with an upstream-facing USB port as shown in Figure 4. The key design points are as follows:

- The USB host provides power for the upstream side of the ADuM3160 through the cable.
- The peripheral supply provides power to the downstream side of the ADuM3160.
- The DD+/DD- lines of the isolator interface with the peripheral controller, and the UD+/UD- lines of the isolator connect to the cable or host.
- Peripheral devices have a fixed data rate that is set at design time. The ADuM3160 has configuration pins, SPU and SPD, that are set by the user to match this speed on the upstream and downstream sides of the coupler.
- USB enumeration begins when either the D+ or D-line is pulled high at the peripheral end of the USB cable. Control of the timing of this event is provided by the PIN input on the downstream side of the coupler.
- Pull-up and pull-down resistors are implemented inside the coupler. Only external series resistors and bypass capacitors are required for operation.




Figure 4. Typical ADuM3160 Application

Other than the delayed application of pull-up resistors, the ADuM3160 is transparent to USB traffic, and no modifications to the peripheral design are required to provide isolation. The isolator adds propagation delay to the signals comparable to a hub and cable. Isolated peripherals must be treated as if there were a built-in hub when determining the maximum number of hubs in a data chain.

Hubs can be isolated like any other peripheral. Isolated hubs can be created by placing an ADuM3160 on the upstream port of a hub chip. This configuration can be made compliant if counted as two hub delays. The hub chip allows the ADuM3160 to operate at full speed yet maintains compatibility with low speed devices.

#### **COMPATIBILITY OF UPSTREAM APPLICATIONS**

The ADuM3160 is designed specifically for isolating a USB peripheral. However, the chip does have two USB interfaces that meet the electrical requirements for driving USB cables. This opens the possibility of implementing isolation in downstream USB ports such as isolated cables, which have generic connections to both upstream and downstream devices, as well as isolating host ports.

In a fully compliant application, a downstream facing port must be able to detect whether a peripheral is low speed or full speed based on the application of the upstream pull-up. The buffers and logic conventions must adjust to match the requested speed. Because the ADuM3160 sets its speed by hardwiring pins, the part cannot adjust to different peripherals on the fly.

The practical result of using the ADuM3160 in a host port is that the port works at a single speed. This behavior is acceptable in embedded host applications; however, this type of interface is not fully compliant as a general-purpose USB port.

Isolated cable applications have a similar issue. The cable operates at the preset speed only; therefore, treat cable assemblies as custom applications, not general-purpose isolated cables.

#### **POWER SUPPLY OPTIONS**

In most USB transceivers, 3.3 V is derived from the 5 V USB bus through an LDO regulator. The ADuM3160 includes internal LDO regulators on both the upstream and downstream sides. The output of the LDO is available on the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  pins. In some cases, especially on the peripheral side of the isolation, there may not be a 5 V power supply available. The ADuM3160 has the ability to bypass the regulator and run on a 3.3 V supply directly.

Two power pins are present on each side,  $V_{BUSx}$  and  $V_{DDx}$ . If 5 V is supplied to  $V_{BUSx}$ , an internal regulator creates 3.3 V to power the xD+ and xD− drivers.  $V_{DDx}$  provides external access to the 3.3 V supply to allow external bypass as well as bias for external pull-ups. If only 3.3 V is available, it can be supplied to both  $V_{BUSx}$  and  $V_{DDx}$ . This disables the regulator and powers the coupler directly from the 3.3 V supply.

Figure 5 shows how to configure a typical application when the upstream side of the coupler receives power directly from the USB bus and the downstream side is receiving 3.3 V from the peripheral power supply. The downstream side can run from a  $5V\ V_{BUS2}$  power supply as well. It can be connected in the same manner as  $V_{BUS1}$ , as shown in Figure 5, if needed.

#### PC BOARD LAYOUT

The ADuM3160 digital isolator requires no external interface circuitry for the logic interfaces. For full speed operation, the D+ and D– lines on each side of the device requires a 24  $\Omega$   $\pm$  1% series termination resistor. These resistors are not required for low speed applications. Power supply bypassing is required at the input and output supply pins (see Figure 5). Install bypass capacitors between  $V_{\text{BUSx}}$  and  $V_{\text{DDx}}$  on each side of the chip. The capacitor value should have a minimum value of 0.1  $\mu\text{F}$  and low ESR. The total lead length between both ends of the capacitor and the power supply pin should not exceed 10 mm.

Bypassing between Pin 2 and Pin 8 and between Pin 9 and Pin 15 should also be considered unless the ground pair on each package side is connected close to the package. All logic level signals are 3.3 V and should be referenced to the local  $V_{\rm DDx}$  pin or 3.3 V logic signals from an external source.




Figure 5. Suggested Printed Circuit Board Layout Example

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins to exceed the device Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions.

The limitation on the magnetic field immunity of the ADuM3160 is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM3160 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-\mathrm{d}\beta/\mathrm{d}t)\sum \prod r_n^2; n = 1, 2, \dots, N$$

where:

 $\beta$  is magnetic flux density (gauss).

N is the number of turns in the receiving coil.  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM3160 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 6.




Figure 6. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM3160 transformers. Figure 7 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3160 is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, a 0.5 kA current must be placed 5 mm away from the ADuM3160 to affect component operation.




Figure 7. Maximum Allowable Current for Various Current-to-ADuM3160 Spacings

Note that, at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces may induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3160.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 8 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM3160 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 8, Figure 9, and Figure 10 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.


In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 8 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage case. Any cross-insulation voltage waveform that does not conform to Figure 9 or Figure 10 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 8.

Note that the voltage shown in Figure 8 and Figure 9 is presented as sinusoidal for illustration purposes only. The sinusoidal depiction is meant to represent any voltage waveform

varying between 0 and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 11. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimension shown in millimeters and (inches)

## **ORDERING GUIDE**

Model <sup>1</sup>	Number of Inputs, V <sub>DD1</sub> Side		Full Speed	Maximum Full Speed Propagation Delay, 5 V (ns)	Maximum Full Speed Jitter (ns)	Temperature Range	Package Description	Package Option
ADuM3160BRWZ	2	2	12	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3160BRWZ-RL	2	2	12	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
EVAL-ADUM4160EBZ							<b>Evaluation Board</b>	

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# **NOTES**

ADuM3160	
----------	--

NOTES